JPH0129801Y2 - - Google Patents

Info

Publication number
JPH0129801Y2
JPH0129801Y2 JP1983076429U JP7642983U JPH0129801Y2 JP H0129801 Y2 JPH0129801 Y2 JP H0129801Y2 JP 1983076429 U JP1983076429 U JP 1983076429U JP 7642983 U JP7642983 U JP 7642983U JP H0129801 Y2 JPH0129801 Y2 JP H0129801Y2
Authority
JP
Japan
Prior art keywords
ceramic
conductor
circuit board
layer
capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1983076429U
Other languages
English (en)
Japanese (ja)
Other versions
JPS59182966U (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1983076429U priority Critical patent/JPS59182966U/ja
Publication of JPS59182966U publication Critical patent/JPS59182966U/ja
Application granted granted Critical
Publication of JPH0129801Y2 publication Critical patent/JPH0129801Y2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Parts Printed On Printed Circuit Boards (AREA)
JP1983076429U 1983-05-20 1983-05-20 セラミツク多層回路基板 Granted JPS59182966U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1983076429U JPS59182966U (ja) 1983-05-20 1983-05-20 セラミツク多層回路基板

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1983076429U JPS59182966U (ja) 1983-05-20 1983-05-20 セラミツク多層回路基板

Publications (2)

Publication Number Publication Date
JPS59182966U JPS59182966U (ja) 1984-12-06
JPH0129801Y2 true JPH0129801Y2 (en]) 1989-09-11

Family

ID=30206475

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1983076429U Granted JPS59182966U (ja) 1983-05-20 1983-05-20 セラミツク多層回路基板

Country Status (1)

Country Link
JP (1) JPS59182966U (en])

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1154696A (ja) * 1997-08-01 1999-02-26 Mitsubishi Electric Corp 高周波多層誘電体基板およびマルチチップモジュール

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5277725A (en) * 1975-12-24 1977-06-30 Hitachi Ltd Automatic exposure circuit
JPS5453864A (en) * 1977-10-05 1979-04-27 Sanyo Electric Co Ltd Monitoring method of line widths
JPS57118639A (en) * 1981-01-16 1982-07-23 Toshiba Corp Process control of semiconductor photo-etching

Also Published As

Publication number Publication date
JPS59182966U (ja) 1984-12-06

Similar Documents

Publication Publication Date Title
US6169470B1 (en) Coiled component and its production method
US6036798A (en) Process for producing electronic part with laminated substrates
EP1443529A1 (en) Inductance element, laminated electronic component, laminated electronic component module and method for producing these element, component and module
JP4093327B2 (ja) 高周波部品およびその製造方法
US20020003281A1 (en) Composite components and the method of manufacturing the same
JPH0897070A (ja) セラミックコンデンサ
US4987009A (en) Producing method of thick film complex component
CN104821713B (zh) 复合电子组件和安装有复合电子组件的板
JPS60244097A (ja) 混成電子回路
JP2001155953A (ja) 三次元搭載用多端子積層セラミックコンデンサ
JPH0129801Y2 (en])
JPH0548271A (ja) 機能性多層回路基板
JPS6228891B2 (en])
JP3126244B2 (ja) 高周波lc複合部品
JPS6221260B2 (en])
JPH06204075A (ja) 高周波用積層セラミック電子部品およびその製造方法
JPH04106909A (ja) 高周波用チップインダクタ
JP4130347B2 (ja) 積層電子部品モジュール
JP2909122B2 (ja) 積層複合部品
JPH06163321A (ja) 高周波lc複合部品
JPH0231797Y2 (en])
US20090021887A1 (en) Multi-layer capacitor and wiring board having a built-in capacitor
JPS6028113Y2 (ja) トリミングが可能な複合部品
JPH11354330A (ja) 積層チップ部品およびその使用方法
JPH022318B2 (en])